The Boundary-Scan Handbook

The Boundary-Scan Handbook
Author: Kenneth P. Parker
Publisher: Springer Science & Business Media
Total Pages: 307
Release: 2007-05-08
Genre: Technology & Engineering
ISBN: 0306476568

Boundary-Scan, formally known as IEEE/ANSI Standard 1149.1-1990, is a collection of design rules applied principally at the Integrated Circuit (IC) level that allow software to alleviate the growing cost of designing, producing and testing digital systems. A fundamental benefit of the standard is its ability to transform extremely difficult printed circuit board testing problems that could only be attacked with ad-hoc testing methods into well-structured problems that software can easily deal with. IEEE standards, when embraced by practicing engineers, are living entities that grow and change quickly. The Boundary-Scan Handbook, Second Edition: Analog and Digital is intended to describe these standards in simple English rather than the strict and pedantic legalese encountered in the standards. The 1149.1 standard is now over eight years old and has a large infrastructure of support in the electronics industry. Today, the majority of custom ICs and programmable devices contain 1149.1. New applications for the 1149.1 protocol have been introduced, most notably the `In-System Configuration' (ISC) capability for Field Programmable Gate Arrays (FPGAs). The Boundary-Scan Handbook, Second Edition: Analog and Digital updates the information about IEEE Std. 1149.1, including the 1993 supplement that added new silicon functionality and the 1994 supplement that formalized the BSDL language definition. In addition, the new second edition presents completely new information about the newly approved 1149.4 standard often termed `Analog Boundary-Scan'. Along with this is a discussion of Analog Metrology needed to make use of 1149.1. This forms a toolset essential for testing boards and systems of the future.

The Boundary-Scan Handbook

The Boundary-Scan Handbook
Author: Kenneth P. Parker
Publisher: Springer
Total Pages: 581
Release: 2015-11-11
Genre: Technology & Engineering
ISBN: 331901174X

Aimed at electronics industry professionals, this 4th edition of the Boundary Scan Handbook describes recent changes to the IEEE1149.1 Standard Test Access Port and Boundary-Scan Architecture. This updated edition features new chapters on the possible effects of the changes on the work of the practicing test engineers and the new 1149.8.1 standard. Anyone needing to understand the basics of boundary scan and its practical industrial implementation will need this book. Provides an overview of the recent changes to the 1149.1 standard and the effect of the changes on the work of test engineers; Explains the new IEEE 1149.8.1 subsidiary standard and applications; Describes the latest updates on the supplementary IEEE testing standards. In particular, addresses: IEEE Std 1149.1 Digital Boundary-ScanIEEE Std 1149.4 Analog Boundary-ScanIEEE Std 1149.6 Advanced I/O TestingIEEE Std 1149.8.1 Passive Component TestingIEEE Std 1149.1-2013 The 2013 Revision of 1149.1IEEE Std 1532 In-System ConfigurationIEEE Std 1149.6-2015 The 2015 Revision of 1149.6

Digital Systems Design with FPGAs and CPLDs

Digital Systems Design with FPGAs and CPLDs
Author: Ian Grout
Publisher: Elsevier
Total Pages: 763
Release: 2011-04-08
Genre: Computers
ISBN: 008055850X

Digital Systems Design with FPGAs and CPLDs explains how to design and develop digital electronic systems using programmable logic devices (PLDs). Totally practical in nature, the book features numerous (quantify when known) case study designs using a variety of Field Programmable Gate Array (FPGA) and Complex Programmable Logic Devices (CPLD), for a range of applications from control and instrumentation to semiconductor automatic test equipment.Key features include:* Case studies that provide a walk through of the design process, highlighting the trade-offs involved.* Discussion of real world issues such as choice of device, pin-out, power supply, power supply decoupling, signal integrity- for embedding FPGAs within a PCB based design.With this book engineers will be able to:* Use PLD technology to develop digital and mixed signal electronic systems* Develop PLD based designs using both schematic capture and VHDL synthesis techniques* Interface a PLD to digital and mixed-signal systems* Undertake complete design exercises from design concept through to the build and test of PLD based electronic hardwareThis book will be ideal for electronic and computer engineering students taking a practical or Lab based course on digital systems development using PLDs and for engineers in industry looking for concrete advice on developing a digital system using a FPGA or CPLD as its core. - Case studies that provide a walk through of the design process, highlighting the trade-offs involved. - Discussion of real world issues such as choice of device, pin-out, power supply, power supply decoupling, signal integrity- for embedding FPGAs within a PCB based design.

Boundary-Scan Test

Boundary-Scan Test
Author: Harry Bleeker
Publisher: Springer Science & Business Media
Total Pages: 238
Release: 2011-06-28
Genre: Computers
ISBN: 1461531322

The ever-increasing miniaturization of digital electronic components is hampering the conventional testing of Printed Circuit Boards (PCBs) by means of bed-of-nails fixtures. Basically this is caused by the very high scale of integration of ICs, through which packages with hundreds of pins at very small pitches of down to a fraction of a millimetre, have become available. As a consequence the trace distances between the copper tracks on a printed circuit board cmne down to the same value. Not only the required small physical dimensions of the test nails have made conventional testing unfeasible, but also the complexity to provide test signals for the many hundreds of test nails has grown out of limits. Therefore a new board test methodology had to be invented. Following the evolution in the IC test technology. Boundary-Scan testing hm; become the new approach to PCB testing. By taking precautions in the design of the IC (design for testability), testing on PCB level can be simplified 10 a great extent. This condition has been essential for the success of the introduction of Boundary-Sc,m Test (BST) at board level.

Power-Aware Testing and Test Strategies for Low Power Devices

Power-Aware Testing and Test Strategies for Low Power Devices
Author: Patrick Girard
Publisher: Springer Science & Business Media
Total Pages: 376
Release: 2010-03-11
Genre: Technology & Engineering
ISBN: 1441909281

Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.

Introduction to Advanced System-on-Chip Test Design and Optimization

Introduction to Advanced System-on-Chip Test Design and Optimization
Author: Erik Larsson
Publisher: Springer Science & Business Media
Total Pages: 397
Release: 2006-03-30
Genre: Technology & Engineering
ISBN: 0387256245

SOC test design and its optimization is the topic of Introduction to Advanced System-on-Chip Test Design and Optimization. It gives an introduction to testing, describes the problems related to SOC testing, discusses the modeling granularity and the implementation into EDA (electronic design automation) tools. The book is divided into three sections: i) test concepts, ii) SOC design for test, and iii) SOC test applications. The first part covers an introduction into test problems including faults, fault types, design-flow, design-for-test techniques such as scan-testing and Boundary Scan. The second part of the book discusses SOC related problems such as system modeling, test conflicts, power consumption, test access mechanism design, test scheduling and defect-oriented scheduling. Finally, the third part focuses on SOC applications, such as integrated test scheduling and TAM design, defect-oriented scheduling, and integrating test design with the core selection process.

System Health Management

System Health Management
Author: Stephen B. Johnson
Publisher: John Wiley & Sons
Total Pages: 659
Release: 2011-06-01
Genre: Technology & Engineering
ISBN: 1119998735

System Health Management: with Aerospace Applications provides the first complete reference text for System Health Management (SHM), the set of technologies and processes used to improve system dependability. Edited by a team of engineers and consultants with SHM design, development, and research experience from NASA, industry, and academia, each heading up sections in their own areas of expertise and co-coordinating contributions from leading experts, the book collates together in one text the state-of-the-art in SHM research, technology, and applications. It has been written primarily as a reference text for practitioners, for those in related disciplines, and for graduate students in aerospace or systems engineering. There are many technologies involved in SHM and no single person can be an expert in all aspects of the discipline.System Health Management: with Aerospace Applications provides an introduction to the major technologies, issues, and references in these disparate but related SHM areas. Since SHM has evolved most rapidly in aerospace, the various applications described in this book are taken primarily from the aerospace industry. However, the theories, techniques, and technologies discussed are applicable to many engineering disciplines and application areas. Readers will find sections on the basic theories and concepts of SHM, how it is applied in the system life cycle (architecture, design, verification and validation, etc.), the most important methods used (reliability, quality assurance, diagnostics, prognostics, etc.), and how SHM is applied in operations (commercial aircraft, launch operations, logistics, etc.), to subsystems (electrical power, structures, flight controls, etc.) and to system applications (robotic spacecraft, tactical missiles, rotorcraft, etc.).

VLSI Testing

VLSI Testing
Author: Stanley Leonard Hurst
Publisher: IET
Total Pages: 560
Release: 1998
Genre: Computers
ISBN: 9780852969014

Hurst, an editor at the Microelectronics Journal, analyzes common problems that electronics engineers and circuit designers encounter while testing integrated circuits and the systems in which they are used, and explains a variety of solutions available for overcoming them in both digital and mixed circuits. Among his topics are faults in digital circuits, generating a digital test pattern, signatures and self-tests, structured design for testability, testing structured digital circuits and microprocessors, and financial aspects of testing. The self- contained reference is also suitable as a textbook in a formal course on the subject. Annotation copyrighted by Book News, Inc., Portland, OR

Economics of Electronic Design, Manufacture and Test

Economics of Electronic Design, Manufacture and Test
Author: M. Abadir
Publisher: Springer Science & Business Media
Total Pages: 181
Release: 2013-06-29
Genre: Technology & Engineering
ISBN: 147575048X

The general understanding of design is that it should lead to a manufacturable product. Neither the design nor the process of manufacturing is perfect. As a result, the product will be faulty, will require testing and fixing. Where does economics enter this scenario? Consider the cost of testing and fixing the product. If a manufactured product is grossly faulty, or too many of the products are faulty, the cost of testing and fixing will be high. Suppose we do not like that. We then ask what is the cause of the faulty product. There must be something wrong in the manufacturing process. We trace this cause and fix it. Suppose we fix all possible causes and have no defective products. We would have eliminated the need for testing. Unfortunately, things are not so perfect. There is a cost involved with finding and eliminating the causes of faults. We thus have two costs: the cost of testing and fixing (we will call it cost-1), and the cost of finding and eliminating causes of faults (call it cost-2). Both costs, in some way, are included in the overall cost of the product. If we try to eliminate cost-1, cost-2 goes up, and vice versa. An economic system of production will minimize the overall cost of the product. Economics of Electronic Design, Manufacture and Test is a collection of research contributions derived from the Second Workshop on Economics of Design, Manufacture and Test, written for inclusion in this book.