VLSI Architectures for Modern Error-Correcting Codes

VLSI Architectures for Modern Error-Correcting Codes
Author: Xinmiao Zhang
Publisher: CRC Press
Total Pages: 387
Release: 2017-12-19
Genre: Technology & Engineering
ISBN: 1351831224

Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity. VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation. The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included. More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.

Error Control Coding for B3G/4G Wireless Systems

Error Control Coding for B3G/4G Wireless Systems
Author: Thierry Lestable
Publisher: John Wiley & Sons
Total Pages: 263
Release: 2011-03-10
Genre: Technology & Engineering
ISBN: 0470977590

Covering the fast evolving area of advanced coding, Error Control Coding for B3G/4G Wireless Systems targets IMT-Advanced systems to present the latest findings and implementation solutions. The book begins by detailing the fundamentals of advanced coding techniques such as Coding, Decoding, Design, and Optimization. It provides not only state-of-the-art research findings in 3D Turbo-codes, non-binary LDPC Codes, Fountain, and Raptor codes, but also insights into their real-world implementation by examining hardware architecture solutions, for example VLSI complexity, FPGA, and ASIC. Furthermore, special attention is paid to Incremental redundancy techniques, which constitute a key feature of Wireless Systems. A promising application of these advanced coding techniques, the Turbo-principle (also known as iterative processing), is illustrated through an in-depth discussion of Turbo-MIMO, Turbo-Equalization, and Turbo-Interleaving techniques. Finally, the book presents the status of major standardization activities currently implementing such techniques, with special interest in 3GPP UMTS, LTE, WiMAX, IEEE 802.11n, DVB-RCS, DVB-S2, and IEEE 802.22. As a result, the book coherently brings together academic and industry vision by providing readers with a uniquely comprehensive view of the whole topic, whilst also giving an understanding of leading-edge techniques. Includes detailed coverage of coding, decoding, design, and optimization approaches for advanced codes Provides up to date research findings from both highly reputed academics and industry standpoints Presents the latest status of standardization activities for Wireless Systems related to advanced coding Describes real-world implementation aspects by giving insights into architecture solutions for both LDPC and Turbo-codes Examines the most advanced and promising concepts of turbo-processing applications: Turbo-MIMO, Turbo-Equalization, Turbo-Interleaving

The VLSI Handbook

The VLSI Handbook
Author: Wai-Kai Chen
Publisher: CRC Press
Total Pages: 2322
Release: 2018-10-03
Genre: Technology & Engineering
ISBN: 1420005960

For the new millenium, Wai-Kai Chen introduced a monumental reference for the design, analysis, and prediction of VLSI circuits: The VLSI Handbook. Still a valuable tool for dealing with the most dynamic field in engineering, this second edition includes 13 sections comprising nearly 100 chapters focused on the key concepts, models, and equations. Written by a stellar international panel of expert contributors, this handbook is a reliable, comprehensive resource for real answers to practical problems. It emphasizes fundamental theory underlying professional applications and also reflects key areas of industrial and research focus. WHAT'S IN THE SECOND EDITION? Sections on... Low-power electronics and design VLSI signal processing Chapters on... CMOS fabrication Content-addressable memory Compound semiconductor RF circuits High-speed circuit design principles SiGe HBT technology Bipolar junction transistor amplifiers Performance modeling and analysis using SystemC Design languages, expanded from two chapters to twelve Testing of digital systems Structured for convenient navigation and loaded with practical solutions, The VLSI Handbook, Second Edition remains the first choice for answers to the problems and challenges faced daily in engineering practice.

VLSI

VLSI
Author: Zhongfeng Wang
Publisher: BoD – Books on Demand
Total Pages: 467
Release: 2010-02-01
Genre: Technology & Engineering
ISBN: 9533070498

The process of Integrated Circuits (IC) started its era of VLSI (Very Large Scale Integration) in 1970’s when thousands of transistors were integrated into one single chip. Nowadays we are able to integrate more than a billion transistors on a single chip. However, the term “VLSI” is still being used, though there was some effort to coin a new term ULSI (Ultra-Large Scale Integration) for fine distinctions many years ago. VLSI technology has brought tremendous benefits to our everyday life since its occurrence. VLSI circuits are used everywhere, real applications include microprocessors in a personal computer or workstation, chips in a graphic card, digital camera or camcorder, chips in a cell phone or a portable computing device, and embedded processors in an automobile, et al. VLSI covers many phases of design and fabrication of integrated circuits. For a commercial chip design, it involves system definition, VLSI architecture design and optimization, RTL (register transfer language) coding, (pre- and post-synthesis) simulation and verification, synthesis, place and route, timing analyses and timing closure, and multi-step semiconductor device fabrication including wafer processing, die preparation, IC packaging and testing, et al. As the process technology scales down, hundreds or even thousands of millions of transistors are integrated into one single chip. Hence, more and more complicated systems can be integrated into a single chip, the so-called System-on-chip (SoC), which brings to VLSI engineers ever increasingly challenges to master techniques in various phases of VLSI design. For modern SoC design, practical applications are usually speed hungry. For instance, Ethernet standard has evolved from 10Mbps to 10Gbps. Now the specification for 100Mbps Ethernet is on the way. On the other hand, with the popularity of wireless and portable computing devices, low power consumption has become extremely critical. To meet these contradicting requirements, VLSI designers have to perform optimizations at all levels of design. This book is intended to cover a wide range of VLSI design topics. The book can be roughly partitioned into four parts. Part I is mainly focused on algorithmic level and architectural level VLSI design and optimization for image and video signal processing systems. Part II addresses VLSI design optimizations for cryptography and error correction coding. Part III discusses general SoC design techniques as well as other application-specific VLSI design optimizations. The last part will cover generic nano-scale circuit-level design techniques.

Error-Control Coding for Data Networks

Error-Control Coding for Data Networks
Author: Irving S. Reed
Publisher: Springer Science & Business Media
Total Pages: 554
Release: 2012-12-06
Genre: Computers
ISBN: 146155005X

The purpose of Error-Control Coding for Data Networks is to provide an accessible and comprehensive overview of the fundamental techniques and practical applications of the error-control coding needed by students and engineers. An additional purpose of the book is to acquaint the reader with the analytical techniques used to design an error-control coding system for many new applications in data networks. Error~control coding is a field in which elegant theory was motivated by practical problems so that it often leads to important useful advances. Claude Shannon in 1948 proved the existence of error-control codes that, under suitable conditions and at rates less than channel capacity, would transmit error-free information for all practical applications. The first practical binary codes were introduced by Richard Hamming and Marcel Golay from which the drama and excitement have infused researchers and engineers in digital communication and error-control coding for more than fifty years. Nowadays, error-control codes are being used in almost all modem digital electronic systems and data networks. Not only is coding equipment being implemented to increase the energy and bandwidth efficiency of communication systems, but coding also provides innovative solutions to many related data-networking problems.

A Practical Guide to Error-control Coding Using Matlab

A Practical Guide to Error-control Coding Using Matlab
Author: Yuan Jiang
Publisher: Artech House
Total Pages: 293
Release: 2010
Genre: Computers
ISBN: 1608070891

This practical resource provides you with a comprehensive understanding of error control coding, an essential and widely applied area in modern digital communications. The goal of error control coding is to encode information in such a way that even if the channel (or storage medium) introduces errors, the receiver can correct the errors and recover the original transmitted information. This book includes the most useful modern and classic codes, including block, Reed Solomon, convolutional, turbo, and LDPC codes.You find clear guidance on code construction, decoding algorithms, and error correcting performances. Moreover, this unique book introduces computer simulations integrally to help you master key concepts. Including a companion DVD with MATLAB programs and supported with over 540 equations, this hands-on reference provides you with an in-depth treatment of a wide range of practical implementation issues.

Architecture of Computing Systems -- ARCS 2016

Architecture of Computing Systems -- ARCS 2016
Author: Frank Hannig
Publisher: Springer
Total Pages: 409
Release: 2016-03-24
Genre: Computers
ISBN: 3319306952

This book constitutes the proceedings of the 29th International Conference on Architecture of Computing Systems, ARCS 2016, held in Nuremberg, Germany, in April 2016. The 29 full papers presented in this volume were carefully reviewed and selected from 87 submissions. They were organized in topical sections named: configurable and in-memory accelerators; network-on-chip and secure computing architectures; cache architectures and protocols; mapping of applications on heterogeneous architectures and real-time tasks on multiprocessors; all about time: timing, tracing, and performance modeling; approximate and energy-efficient computing; allocation: from memories to FPGA hardware modules; organic computing systems; and reliability aspects in NoCs, caches, and GPUs.