Asynchronous On-Chip Networks and Fault-Tolerant Techniques

Asynchronous On-Chip Networks and Fault-Tolerant Techniques
Author: Wei Song
Publisher: CRC Press
Total Pages: 302
Release: 2022-05-10
Genre: Computers
ISBN: 1000578836

Asynchronous On-Chip Networks and Fault-Tolerant Techniques is the first comprehensive study of fault-tolerance and fault-caused deadlock effects in asynchronous on-chip networks, aiming to overcome these drawbacks and ensure greater reliability of applications. As a promising alternative to the widely used synchronous on-chip networks for multicore processors, asynchronous on-chip networks can be vulnerable to faults even if they can deliver the same performance with much lower energy and area compared with their synchronous counterparts – faults can not only corrupt data transmission but also cause a unique type of deadlock. By adopting a new redundant code along with a dynamic fault detection and recovery scheme, the authors demonstrate that asynchronous on-chip networks can be efficiently hardened to tolerate both transient and permanent faults and overcome fault-caused deadlocks. This book will serve as an essential guide for researchers and students studying interconnection networks, fault-tolerant computing, asynchronous system design, circuit design and on-chip networking, as well as for professionals interested in designing fault-tolerant and high-throughput asynchronous circuits.

Asynchronous On-Chip Networks and Fault-Tolerant Techniques

Asynchronous On-Chip Networks and Fault-Tolerant Techniques
Author: Wei Song
Publisher: CRC Press
Total Pages: 381
Release: 2022-05-10
Genre: Computers
ISBN: 1000578828

Asynchronous On-Chip Networks and Fault-Tolerant Techniques is the first comprehensive study of fault-tolerance and fault-caused deadlock effects in asynchronous on-chip networks, aiming to overcome these drawbacks and ensure greater reliability of applications. As a promising alternative to the widely used synchronous on-chip networks for multicore processors, asynchronous on-chip networks can be vulnerable to faults even if they can deliver the same performance with much lower energy and area compared with their synchronous counterparts – faults can not only corrupt data transmission but also cause a unique type of deadlock. By adopting a new redundant code along with a dynamic fault detection and recovery scheme, the authors demonstrate that asynchronous on-chip networks can be efficiently hardened to tolerate both transient and permanent faults and overcome fault-caused deadlocks. This book will serve as an essential guide for researchers and students studying interconnection networks, fault-tolerant computing, asynchronous system design, circuit design and on-chip networking, as well as for professionals interested in designing fault-tolerant and high-throughput asynchronous circuits.

Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip

Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip
Author: Muhammad Athar Javed Sethi
Publisher: CRC Press
Total Pages: 212
Release: 2020-03-17
Genre: Computers
ISBN: 1000048055

Network on Chip (NoC) addresses the communication requirement of different nodes on System on Chip. The bio-inspired algorithms improve the bandwidth utilization, maximize the throughput and reduce the end-to-end latency and inter-flit arrival time. This book exclusively presents in-depth information regarding bio-inspired algorithms solving real world problems focussing on fault-tolerant algorithms inspired by the biological brain and implemented on NoC. It further documents the bio-inspired algorithms in general and more specifically, in the design of NoC. It gives an exhaustive review and analysis of the NoC architectures developed during the last decade according to various parameters. Key Features: Covers bio-inspired solutions pertaining to Network-on-Chip (NoC) design solving real world examples Includes bio-inspired NoC fault-tolerant algorithms with detail coding examples Lists fault-tolerant algorithms with detailed examples Reviews basic concepts of NoC Discusses NoC architectures developed-to-date

Formal Methods for Industrial Critical Systems

Formal Methods for Industrial Critical Systems
Author: Frédéric Lang
Publisher: Springer
Total Pages: 213
Release: 2014-09-01
Genre: Computers
ISBN: 331910702X

This book constitutes the proceedings of the 19th International Conference on Formal Methods for Industrial Critical Systems, FMICS 2014, held in Florence, Italy, in September 2014. The 13 papers presented in this volume were carefully reviewed and selected from 26 submissions. They are organized in topical sections named: cyber-physical systems; computer networks; railway control systems; verification methods; and hardware and software testing.

Low Power Networks-on-Chip

Low Power Networks-on-Chip
Author: Cristina Silvano
Publisher: Springer Science & Business Media
Total Pages: 301
Release: 2010-09-24
Genre: Technology & Engineering
ISBN: 144196911X

In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.

Reliability, Availability and Serviceability of Networks-on-Chip

Reliability, Availability and Serviceability of Networks-on-Chip
Author: Érika Cota
Publisher: Springer Science & Business Media
Total Pages: 220
Release: 2011-09-23
Genre: Technology & Engineering
ISBN: 1461407915

This book presents an overview of the issues related to the test, diagnosis and fault-tolerance of Network on Chip-based systems. It is the first book dedicated to the quality aspects of NoC-based systems and will serve as an invaluable reference to the problems, challenges, solutions, and trade-offs related to designing and implementing state-of-the-art, on-chip communication architectures.

Intelligent Computing

Intelligent Computing
Author: Kohei Arai
Publisher: Springer Nature
Total Pages: 1492
Release: 2023-08-19
Genre: Technology & Engineering
ISBN: 3031379632

This book is a collection of extremely well-articulated, insightful and unique state-ofthe-art papers presented at the Computing Conference which took place in London on June 22–23, 2023. A total of 539 papers were received out of which 193 were selected for presenting after double-blind peer-review. The book covers a wide range of scientific topics including IoT, Artificial Intelligence, Computing, Data Science, Networking, Data security and Privacy, etc. The conference was successful in reaping the advantages of both online and offline modes. The goal of this conference is to give a platform to researchers with fundamental contributions and to be a premier venue for academic and industry practitioners to share new ideas and development experiences. We hope that readers find this book interesting and valuable. We also expect that the conference and its publications will be a trigger for further related research and technology improvements in this important subject.

Network-on-Chip

Network-on-Chip
Author: Santanu Kundu
Publisher: CRC Press
Total Pages: 388
Release: 2018-09-03
Genre: Technology & Engineering
ISBN: 1466565276

Addresses the Challenges Associated with System-on-Chip Integration Network-on-Chip: The Next Generation of System-on-Chip Integration examines the current issues restricting chip-on-chip communication efficiency, and explores Network-on-chip (NoC), a promising alternative that equips designers with the capability to produce a scalable, reusable, and high-performance communication backbone by allowing for the integration of a large number of cores on a single system-on-chip (SoC). This book provides a basic overview of topics associated with NoC-based design: communication infrastructure design, communication methodology, evaluation framework, and mapping of applications onto NoC. It details the design and evaluation of different proposed NoC structures, low-power techniques, signal integrity and reliability issues, application mapping, testing, and future trends. Utilizing examples of chips that have been implemented in industry and academia, this text presents the full architectural design of components verified through implementation in industrial CAD tools. It describes NoC research and developments, incorporates theoretical proofs strengthening the analysis procedures, and includes algorithms used in NoC design and synthesis. In addition, it considers other upcoming NoC issues, such as low-power NoC design, signal integrity issues, NoC testing, reconfiguration, synthesis, and 3-D NoC design. This text comprises 12 chapters and covers: The evolution of NoC from SoC—its research and developmental challenges NoC protocols, elaborating flow control, available network topologies, routing mechanisms, fault tolerance, quality-of-service support, and the design of network interfaces The router design strategies followed in NoCs The evaluation mechanism of NoC architectures The application mapping strategies followed in NoCs Low-power design techniques specifically followed in NoCs The signal integrity and reliability issues of NoC The details of NoC testing strategies reported so far The problem of synthesizing application-specific NoCs Reconfigurable NoC design issues Direction of future research and development in the field of NoC Network-on-Chip: The Next Generation of System-on-Chip Integration covers the basic topics, technology, and future trends relevant to NoC-based design, and can be used by engineers, students, and researchers and other industry professionals interested in computer architecture, embedded systems, and parallel/distributed systems.

Handbook of Performability Engineering

Handbook of Performability Engineering
Author: Krishna B. Misra
Publisher: Springer Science & Business Media
Total Pages: 1331
Release: 2008-08-24
Genre: Technology & Engineering
ISBN: 1848001312

Dependability and cost effectiveness are primarily seen as instruments for conducting international trade in the free market environment. These factors cannot be considered in isolation of each other. This handbook considers all aspects of performability engineering. The book provides a holistic view of the entire life cycle of activities of the product, along with the associated cost of environmental preservation at each stage, while maximizing the performance.